ABSTRACT This paper deals with the fabrication of an inductorless wideband low-noise amplifier (LNA). The LNA includes two branches in parallel: a common-source (CS) path and a common-gate (CG) path. The CS path is responsible for providing enough power gain, while the CG path is used to achieve the input impedance matching. To eliminate the noise contribution of the CG path, the noise cancellation technique is applied. Therefore, the overall noise figure (NF) is improved. The phase mismatch between the two paths is also quantitatively analyzed to investigate its effect on gain and NF. The analytical results agree well with the simulation results. The LNA has been fabricated by a commercial 0.18-µm CMOS process. The measurement results show that the LNA has achieved a maximum gain of 14.5 dB with 1.7-GHz 3-dB gain bandwidth and a minimum NF of 3 dB. The tested input 1-dB gain compression point (IP 1 dB ) is −10.4 dBm at 1 GHz and the input third-order intercept point is 0.25 dBm. With 1.8-V supply, the LNA draws only 6-mA dc current.
I. INTRODUCTION
The rapid development of wireless communication systems and wireless sensors for Internet of Things (IoT) has led to enormous increase in the demand for wideband low noise blocks, characterized by compactness of chip and low power consumption [1] , [2] . To meet these requirements, inductorless structures for RF circuits have been widely studied in recent years in both academic and industrial fields.
Compared with the traditional RF circuits, having on-chip inductive devices, the inductorless RF circuits occupy much smaller chip area [3] , [4] ; however, the latter suffer from relatively high NF and low linearity. As a result, the devices, such as MOSFETs, resistors, etc., which are used to replace inductive devices, contribute high noise power, besides causing supply-voltage headroom issue. In [5] , an inductorless LNA, with a tunable active shunt-feedback technique, has been presented [see Fig. 1 (a) ]. It draws power consumption of 0.4 mW and occupies 0.0052 mm 2 chip area. But this comes at the expense of poor NF and IIP3, which are only 4.9 dB and −10 dBm, respectively. Belmas et al. [3] designed an inductorless Gm-boosted LNA [ Fig. 1 (b) ], which has lower power consumption and high voltage gain. However, the linearity of the circuit is limited and the IIP3 is only −13 dBm. Bruccoleri et al. [6] developed a resistive feedback noise cancellation technique for inductorless wideband LNAs design. With a feedforward path, it cancels thermal noise and distortions of the main transistors to achieve good NF and linearity. But the LNA consumes 35-mW dc power [6] . Based on CG-CS topology, as shown in Fig. 1 (c) , several novel noise cancellation LNAs are also proposed to achieve low NF in [7] - [9] . However, they suffer from high power consumption or poor linearity. [5] . (b) Generic Gm-boost CG LNA [3] . (c) Simplified structure of noise cancellation LNA [7] . (d) The proposed LNA.
Chen and Liu [10] propose two gain-enhanced noise cancellation structures, they reduce the power consumption and increase the bandwidth. However, their gains are low, which are only 10.5 dB and 10.7 dB.
In this paper, the design and analysis of a CMOS lownoise amplifier, using a noise cancellation technique, are presented. The LNA proposed here includes a CG path and a CS path [see Fig. 1(d) ]. To balance the gain, linearity and the power consumption, the CS path is used to provide enough power gain, while the CG path is applied to achieve the input impedance matching. The noise cancelling method is adopted to minimize the noise contribution of the CG path. Meanwhile, with the help of the active low-noise CG path, the gain and the overall NF are also further improved when compared with the CS path. It has been observed that the CG path has little effect on the linearity of the proposed LNA. Therefore, the bias voltage of the devices in the CG path is optimized to minimize its power consumption. The poles that the two paths of the noise cancellation LNAs go through introduce a phase mismatch between the two paths. This mismatch adversely impacts the noise cancellation and gain [11] . Therefore, its effect on gain and NF is also quantitatively analyzed in this paper.
The remainder of the paper is organized as follows: Section II presents the basic idea and systemic analysis of the proposed LNA; Section III presents the design and analysis of the circuit with considering the phase mismatch; Section IV presents the implementation and measurement results; Section V summarizes the conclusions drawn from this study.
II. BASIC IDEA AND SYSTEMIC ANALYSIS A. BASIC IDEA
In inductorless LNAs, the CG amplifier suffers from more serious voltage and gain headroom issues than in the CS topology [see Fig. 2 (a) ], because a current source or other is required for the CG amplifier to isolate RF signal flow into ground [see Fig. 2 (b) ]. Therefore, the CS amplifier is adopted to design the primary gain path in this design. As shown in Fig. 2 (a) , the CS amplifier needs additional devices to achieve input impedance matching, but passive resistors or active devices will severely deteriorate the NF. Therefore, a 50-input matching network without noise or with low noise contribution is required to achieve good noise performance for the inductorless LNAs based on the CS topology [12] . The CG topology is applied to provide the input matching, due to its natural advantage of adjusting input impedance. To minimize its noise contribution, a noise cancellation technique has been used for the CG amplifier. Thus, a low-noise inductorless matching network can be achieved for the CS amplifier.
B. SYSTEMIC ANALYSIS
For systemic analysis, the proposed structure is considered as two behavioral amplifiers that represent the two paths [see Fig. 3 ]. Using an adder, the output signals of the two paths can be aggregated. The total voltage gain (A T V ) is equal to
A CS V and A CG V are the gains of the CS and CG paths, respectively.
The noise factor of the CS amplifier can be calculated thus:
where v 2 S,n and v 2 CS,n represent the noise power caused by the source resistance and the CS amplifier, respectively. When the CG path is noiseless, the total output noise (v 2 O,n ) is generated by the source resistance (Rs) and the CS amplifier. Because the circuit's gain increases to A T V with the CG path, the noise power (v 2 O,n ) at the output node is amplified as:
Based on (3), the overall noise factor is calculated thus:
Compared with F CS , F T has significantly decreased, and the ratio between F T and F CS can be derived thus:
where (5), it can be inferred that the CG path not only provides the input impedance matching, but also reduces the NF, and that the reduction of the NF is related to ϕ. Fig. 3 shows the relationship of the NF reduction ( NF = log 10 F CS − log 10 F T ) versus NF CS (NF CS = log 10 F CS ) and ϕ. From this figure, it can be seen that the bigger ϕ, the larger would be NF. NF also increases with increase in the NF of the CS path. This indicates that noiseless or low-noise active matching network is very useful for the inductorless LNAs in achieving good noise performance, whose primary gain amplifiers suffer from high NF. with R S , the CS path's voltage gain is given by
III. DESIGN AND ANALYSIS OF THE PROPOSED LNA
g mi denotes the transconductance of transistor M i .
2) CG PATH
As depicted in Fig. 4 , the CG amplifier which consists of M 4 , R 2 , and a dc current source I 1 is adopted to design the CG path for achieving the input impedance matching. The input impedance of the circuit is dominated mainly by the transconductance of M 4 (g m4 ). Hence, g m4 of around 20 mS has been chosen to match with R S . According to the small signal model shown in Fig. 5 , the voltage gain of the CG path with the adder is deduced thus:
β is the signal transfer function from the gate of M 3 to the source of M 3 and is given by
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Unlike the input matching networks associated with inductors or transmission lines, the active devices generate lots of noise power. Therefore, a noise cancellation scheme is implemented to reduce the noise of M 4 (i 2 M 4 ) which is the foremost noise generator in the CG path. As illustrated in 
The noise voltage at node A (v A,M 4 ) is amplified by the CS path. At the output node C, the noise voltage transferred by v A,M 4 is given by
Considering the phase mismatch between the CG and CS paths ( θ ), the output noise voltage transferred by v B,M 4 is revised thus:
At the output node C, the total noise voltage generated by M 4 is calculated thus:
To minimize the noise contribution of M 4 , the circuit needs to be satisfied thus:
As already mentioned, g m4 = 1/R S . Substituting (14) for (7), the relationship between A CS V and A CG V for the optimal noise cancelation is obtained by 
3) ADDER
Two types of adders can be applied to aggregate the signals and the noises of the two paths, as shown in Fig. 7 . Type I adder has two shunt current branches with one common load, while Type II adder has one current branch. Therefore, Type I adder has more freedom to control the ratio of the voltage gains between the two active paths by independently adjusting the transconductances of M T 1 and M T 2 . However, this entails more power consumption. Since Type II adder has fewer devices, its noise performance in ordinary cases is better than that of Type I. In addition, the noise of M O2 can be degraded by M O1 in Type II [12] . Hence, Type II has been chosen to realize the adder in this design. As depicted in Fig. 4 , Type II adder reuses the second stage of the CS amplifier. With the adder, the CS and CG paths have been aggregated. Considering the phase mismatch between the two paths, the overall voltage gain is revised as:
To achieve optimally cancel the noise power of M 4 , the ratio of A CS V and A CS V (ϕ) can be calculated thus:
B. NOISE FIGURE WITH PHASE MISMATCH
To inspect the NF, a simplified schematic with noise sources has been built, as shown in Fig. 8 . The expressions of MOS transistors' and resistors' thermal noises are given by [13] , as shown below:
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where γ i is the coefficient of the channel thermal noise of M i , α i = g mi /g d0i , and g d0i is the zero-bias drain conductance of M i . As shown in Fig. 8 (a) , the noise factor of the CS path is derived as:
Thanks to the noise cancellation technique, the noise power of M 4 is minimized at the output terminal, because of which the CG amplifier has low noise contribution to the overall NF. Substituting (17) into (5), the ideal overall noise factor (F T ,I ), without considering the noise contribution of the CG path, can be derived as thus:
In (21), the improvement of the noise factor is mainly due to the enhancement in the overall gain with the CG path. However, the noise power of M 4 cannot be completely cancelled, because of the phase mismatch. Besides, the devices, including R 2 , M 5 , and R 3 in the CG amplifier, will also contribute some noise to the whole circuit. According to Fig. 8 (b) , the noise factor contributed by M 4 , M 5 , R 2 , and R 3 can be obtained thus:
In this design, g m5 and R 3 have been carefully optimized by SPECTRE simulation to minimize their noise contribution, which are about 10 mS and 323 , respectively. Considering the phase mismatch, the overall noise factor F T ,F of the LNA can be calculated follows: From (23) and Fig. 9 , it can be seen that the overall NF (NF = 10 log 10 F T ,F ) increases with increase in θ . To quantitatively investigate the influence of θ , the noise contribution percentage of M 4 (η M 4 ) is defined thus:
According to Fig. 9 , η M 4 is less than 10% when θ < 17.5 • , but it rapidly increases with further increase in θ . Based on (24) and Fig. 9 , it can be generalized that the phase mismatch between the two paths has serious effect on the implementation of noise cancellation. 
C. NOISE SIMULATION AND VERIFICATION
To evaluate the performance of noise cancellation technique in this design, the summary of the noise contributions of the devices has been obtained by post-layout simulation, which is presented in Fig. 10 . In the CG amplifier with the adder, M 4 contributes nearly 60% noise power at 1.5 GHz [see Fig. 10 (b) ], which is about three times that of the second biggest noise contributor R 2 . After turning on the CS path (V B1 = 630 mV), the percentage of M 4 's noise contribution to the whole circuit has decreased to 10.85% at 1.5 GHz, which is much smaller than that of R 2 [see Fig. 10 (b) ]. Therefore, it can be inferred that the noise cancellation technique cancels most of M 4 's noise power. Even so, M 4 still contributes nearly 10.85% noise power to the whole circuit. To verify whether the noise contribution of M 4 is caused by the phase mismatch or not, θ has been obtained by the post-layout simulation, whose outcome is shown in Fig. 11 . θ ranges from 2 • to 15.5 • at 0.1∼2.5 GHz, whereas it is 14.3 • at 1.5 GHz. According to Fig. 9 , the theoretical noise contribution of M 4 (η M 4 ) is about 6.8% when θ is 14.3 • . It is close to the simulated value (10.85%). It can therefore be inferred that the noise contribution of M 4 is caused mainly by θ (vide the analysis in Part B of Section III). Three probable reasons can be cited to explain why the theoretical value of η M 4 is less than the simulated one. The first reason is that, in this design, the voltage gain ratio of the CS and CG paths (ϕ) deviates a little from the normal. The second one is that the noise analysis considers only the channel thermal noise, ignoring other noises, like flicker noise, parasitic resistance noises etc. The third one is the empirical values of γ and α, which are 2.5 and 0.8 [14] . These values may not be accurate enough for the CMOS technology used. However, it may be stated that, in general, the analysis of the phase mismatch reliably estimates the performance of noise cancellation LNAs.
IV. IMPLEMENTATION AND MEASUREMENT
The proposed inductorless wideband LNA has been designed and fabricated following commercial 0.18-µm CMOS technology. In this design, small inter-stage dc-isolation capacitors have been used to obtain a compact chip size at the expense of the bandwidth and the gain. The two-stage CS path consumes 4.8 mA dc current under 1.8-V supply. The dc current of the CG path is only 1.2 mA with the same supply voltage. The chip micrograph is shown in Fig. 12 . It occupies an area of 585 × 450 µm 2 , while the core of the circuit, with passive inter-stage capacitors, is only 230 × 240 µm 2 in area.
As shown in Fig. 12 , the chip has been mounted on a printed circuit board (PCB). The S-parameters of the LNA have been measured using Agilent Vector Network Analyzer N5247A. The NF has been measured with Agilent Noise Figure Analyzer N8975A and Agilent Noise Source 346C.
The measured two-port S parameters, shown in Fig. 13 (a) , agree well with the simulation results. The measured maximum gain is 14.5 dB. A 3-dB gain bandwidth of 1.7 GHz from 100 MHz to 1.8 GHz has been achieved. In the operating bandwidth, the S 11 and S 22 are smaller than −7.8 dB and −9 dB, respectively. The parasitic capacitors of M 1 and M 4 degrade the input return loss and the output return loss. However, they can be neutralized by bond wires in application. As shown in Fig. 13 (b) , the post-layout simulated S 11 and S 22 with the bond wires are smaller than −10 dB in the whole 3-dB gain bandwidth. The IP 1dB has been tested to examine the linearity of the LNA. As shown in Fig. 15 , the IP 1dB of −10.4 dBm has been achieved at 1 GHz. Compared with the single CG-path mode, the IP 1dB of the full working mode has increased by about 9 dBm. The IIP3 of the proposed LNA has also been measured. The two tone frequencies for the measurement are 1 GHz and 1.01 GHz. As presented in Fig. 6 , the IIP3 is 0.25 dBm. The IIP3 of the single CG-path mode has been tested and is found to be −7.72 dBm. It is much lower than that of the full working mode.
According to the measurement results shown in Figs. 15 & 16, both the overall IP 1dB and IIP3 of the LNA are much better than the ones obtained by turning off the CS path. Therefore, it can be inferred that the CG path has little influence to the overall linearity and it can be implemented with drawing low dc power consumption. Moreover, the highorder distortions in the CS path can be cancelled to some extent with the CG path. The linearity of the proposed LNA is further improved because of the noise cancellation technique [8] , [19] , [20] .
The chip performance is summarized and compared with that of the state-of-art LNAs, presented in Table 1 . According to [5] , the figure-of-merit (FoM) is defined by 
where G av. and F av. denote the average power gain and the average noise factor of LNAs, respectively.
V. CONCLUSION
This paper presents the design and fabrication of a wideband inductorless LNA with the noise cancellation technique. It comprises a CS path and a CG path. The CS path is applied to provide enough gain for the LNA. The CG path, with the noise cancellation technique, is designed to achieve low noise input impedance matching. Because of the low noise CG path, not only the LNA's gain has increased, but also the overall NF and linearity have improved, and that too by consuming low dc power. The phase mismatch between the CS and CG paths has also been analyzed, particularly its effect on the NF. The results of theoretical analysis have been validated by the simulation results. The measurement results show that the circuit achieves a maximum gain of 14.5 dB with a bandwidth of 1.7 GHz. The tested NF is 3.0∼3.8 dB across 3-dB gain bandwidth. Compared with the single CS-and CG-path modes, the measured overall NF has improved by 1.2 dB and 2.5 dB, respectively. The tested IP 1dB and IIP3 of the LNA are −10.4 dBm and 0.25 dBm, respectively.
